This book shares with readers practical design knowledge gained from the authorâs 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds.
Storico prezzi
Ricevi una notifica se il prezzo scende
Ti invieremo un'email quando il prezzo di questo prodotto diminuirà.
Aggiornamenti dei prezzi in tempo reale
Oltre 50 negozi monitorati
Avvisi gratuiti di calo prezzo
Solo negozi verificati
Avvisami quando il prezzo scende sotto: 139,99$
Prodotti simili
Una selezione di prodotti che potrebbero interessarti. Guarda tutti